-
VLA-TAGE: A Power-Efficient Branch Predictor With Vector-Loop Awarenes
Author: Zhang, Chen; Zhang, Shiqing; Zhang, Guangda; Yan, Xiaobo; Zhao, Xia
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2026; Vol. 25, Issue 1, pp. 105-109. DOI: 10.1109/LCA.2026.3669169
-
FlowFlash: An Efficient Dataflow Strategy for FlashAttention Execution on Systolic Array
Author: Wang, Baosen; Wang, Junjie; Xiao, Siyu; Liu, Y
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2026; Vol. 25, Issue 1, pp. 138-141. DOI: 10.1109/LCA.2026.3678312
-
SAP: Shared-Aware Prefetching for Reducing Inter-Chiplet Data Access Latenc
Author: Huang, Junpei; Xu, Haobo; Gan, Yiming; Li, Ying; Sun, Wenhao; Wang, Mengdi; Wei, Xiaotong; Min, Feng; Wang, Ying; Han, Yinhe
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2026; Vol. 25, Issue 1, pp. 53-56. DOI: 10.1109/LCA.2026.3658371
-
In-Memory Computing Accelerator for Iterative Linear Algebra Solver
Author: Liu, Rui; Li, Zerun; Zhang, Xiaoyu; Chen, Xiaoming; Han, Yinhe; Tang, Minghua
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2025; Vol. 24, Issue 1, pp. 161-164. DOI: 10.1109/LCA.2025.3563365
-
Exploring the DIMM PIM Architecture for Accelerating Time Series Analysi
Author: Shi, Shunchen; Yang, Fan; Li, Zhichun; Li, Xueqi; Sun, Ninghui
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2025; Vol. 24, Issue 1, pp. 169-172. DOI: 10.1109/LCA.2025.3562431
-
Pyramid: Accelerating LLM Inference With Cross-Level Processing-in-Memor
Author: Yan, Liang; Lu, Xiaoyang; Chen, Xiaoming; Han, Yinhe; Sun, Xian-He
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2025; Vol. 24, Issue 1, pp. 121-124. DOI: 10.1109/LCA.2025.3559738
-
Toward Scalable RDMA Through Resource Prefetchin
Author: Ma, Zhenlong; Kang, Ning; Yang, Fan; Hong, Chongyang; Xu, Jing; Yuan, Guojun; Zhang, Peiheng; Wang, Zhan; Sun, Ninghui
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2025; Vol. 24, Issue 1, pp. 77-80. DOI: 10.1109/LCA.2025.3534188
-
A DSP-Based Precision-Scalable MAC With Hybrid Dataflow for Arbitrary-Basis-Quantization CNN Accelerato
Author: Lin, Yuanmiao; Fu, Shansen; Li, Xueming; Yang, Chaoming; Li, Rongfeng; Huang, Hongmin; Hu, Xianghong; Cai, Shuting; Xiong, Xiaoming
Journal: IEEE COMPUTER ARCHITECTURE LETTERS. 2025; Vol. 24, Issue 1, pp. 65-68. DOI: 10.1109/LCA.2025.3545145
